|
|
static constexpr u8 | kStkAlignPos = 9U |
| |
|
static constexpr u32 | kStkAlignMsk = 1U << kStkAlignPos |
| |
|
static constexpr u8 | kNonBaseThreadEnablePos = 0U |
| |
| static constexpr u32 | kNonBaseThreadEnableMsk |
| |
|
static constexpr u8 | kUserSettablePendSvPos = 1U |
| |
| static constexpr u32 | kUserSettablePendSvMsk |
| |
|
static constexpr u8 | kUnalignTrapEnablePos = 3U |
| |
| static constexpr u32 | kUnalignTrapEnableMsk |
| |
|
static constexpr u8 | kDivByZeroTrapEnablePos = 4U |
| |
| static constexpr u32 | kDivByZeroTrapEnableMsk |
| |
|
static constexpr u8 | kMainStackAlignPos = 9U |
| |
|
static constexpr u32 | kMainStackAlignMsk = 1U << kMainStackAlignPos |
| |
|
static constexpr u8 | kIgnoreLsbOnDataPos = 10U |
| |
| static constexpr u32 | kIgnoreLsbOnDataMsk |
| |
|
static constexpr u8 | kBranchPredictionEnablePos = 18U |
| |
| static constexpr u32 | kBranchPredictionEnableMsk |
| |
|
static constexpr u8 | kL1CacheEnablePos = 19U |
| |
|
static constexpr u32 | kL1CacheEnableMsk = 1U << kL1CacheEnablePos |
| |
◆ kBranchPredictionEnableMsk
| u32 libmicroemu::CcrRegister::kBranchPredictionEnableMsk |
|
staticconstexpr |
Initial value:=
1U << kBranchPredictionEnablePos
◆ kDivByZeroTrapEnableMsk
| u32 libmicroemu::CcrRegister::kDivByZeroTrapEnableMsk |
|
staticconstexpr |
Initial value:=
1U << kDivByZeroTrapEnablePos
◆ kIgnoreLsbOnDataMsk
| u32 libmicroemu::CcrRegister::kIgnoreLsbOnDataMsk |
|
staticconstexpr |
Initial value:=
1U << kIgnoreLsbOnDataPos
◆ kNonBaseThreadEnableMsk
| u32 libmicroemu::CcrRegister::kNonBaseThreadEnableMsk |
|
staticconstexpr |
Initial value:=
1U << kNonBaseThreadEnablePos
◆ kUnalignTrapEnableMsk
| u32 libmicroemu::CcrRegister::kUnalignTrapEnableMsk |
|
staticconstexpr |
Initial value:=
1U << kUnalignTrapEnablePos
◆ kUserSettablePendSvMsk
| u32 libmicroemu::CcrRegister::kUserSettablePendSvMsk |
|
staticconstexpr |
Initial value:=
1U << kUserSettablePendSvPos
The documentation for this struct was generated from the following file: